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(57) ABSTRACT 
A high-efficiency solid state power amplifier (SSPA) for 
specific use in a spacecraft is provided. The SSPA has a mass 
of less than 850 g and includes two different X-band power 
amplifier sections, i.e., a lumped power amplifier with a 
single 11-W output and a distributed power amplifier with 
eight 2.75-W outputs. These two amplifier sections provide 
output power that is scalable from 11 to 15 watts without 
major design changes. Five different hybrid microcircuits, 
including high-efficiency Heterostructure Field Effect Tran- 
sistor (HFET) amplifiers and Monolithic Microwave Inte- 
grated Circuit (MMIC) phase shifters have been developed 
for use within the SSPA. A highly efficient packaging 
approach enables the integration of a large number of hybrid 
circuits into the SSPA. 
28 Claims, 3 Drawing Sheets 
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HIGH-EFFICIENCY SOLID STATE POWER 
AMPLIFIER 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application claims the benefit of U.S. provisional 
application No. 601257,563, filed on Dec. 22,2000, which is 
hereby incorporated by reference in its entirety. 
STATEMENT OF GOVERNMENTAL INTEREST 
This invention was made with United States Government 
support under Contract No. NAS5-97271 awarded by 
NASA. The Government has certain rights in the invention. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention relates to a high-efficiency solid 
state power amplifier (SSPA). The SSPA has a mass of less 
than 850 g and includes two different X-band power ampli- 
fier sections, i.e., a lumped power amplifier with a single 
11-W output and a distributed power amplifier with eight 
2.75-W outputs. These two amplifier sections provide output 
power that is scalable from 11 to 15 watts without major 
design changes. 
2. Description of the Related Art 
The Mercury Surface, Space Environment, Geochemistry, 
and Ranging (MESSENGER) NASA discovery mission is 
being designed to orbit and study the planet Mercury. After 
its scheduled launching in March 2004, the MESSENGER 
spacecraft will perform flybys of Venus and Mercury before 
going into orbit around the planet in April 2009. 
The inner planet trajectory of the MESSENGER mission 
results in the need for a high-gain downlink to Earth in all 
directions around the spacecraft. In addition, the extreme 
thermal environment causes distortions to the antenna pat- 
tern of the traditional parabolic antennas. Phased-array 
antennas have had limited application in the deep-space 
community to date but one-dimensional electronically 
scanned antennas eliminate the use of deployed components 
and gimbal dish antennas and offer benefits of high-gain, 
low mass, and graceful degradation. Accordingly, two 
lightweight, phased-array antenna systems have been devel- 
oped for use in the MESSENGER spacecraft for the high- 
gain downlink. 
Aneed therefore exists for a high-efficiency power ampli- 
fier for use in powering a respective one of the two 
lightweight, phased-array antenna systems of the MESSEN- 
GER spacecraft. 
SUMMARY OF THE INVENTION 
The present invention provides a high-efficiency solid 
state power amplifier (SSPA). Two SSPAs may be used to 
power a respective phased-array antenna system for use, 
e.g., in the MESSENGER spacecraft. Each SSPA has a mass 
of less than 850 g and includes two different X-band power 
amplifier sections, i.e., a lumped power amplifier with a 
single 11-W output and a distributed power amplifier with 
eight 2.75-W outputs. These two amplifier sections provide 
output power that is scalable from 11 to 15 watts without 
major design changes. 
Five different hybrid microcircuits, including high- 
efficiency Heterostructure Field Effect Transistor (HFET) 
amplifiers and Monolithic Microwave Integrated Circuit 
(MMIC) phase shifters have been developed for use within 
2 
the SSPAs. A highly efficient packaging approach enables 
the integration of a large number of hybrid circuits into the 
SSPA. It is provided that the SSPAs, the hybrids and the 
hermetic package are generic and are suitable for a wide 
s range of space applications beyond the MESSENGER pro- 
gram. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic, block diagram of the SSPA accord- 
FIG. 2 is a schematic diagram of a microwave hybrid 
package of the SSPA according to the present invention; 
FIG. 3a is a schematic diagram of one of the distributed 
amplifier chains of the SSPA according to the present 
invention; 
FIG. 3b is a schematic diagram of the lumped amplifier 
section of the SSPA according to the present invention; 
FIG. 4 is a schematic diagram of a hybrid layout of a 2.4 
FIG. 5 is a block diagram of the MESSENGER RF 
telecommunication system having two SSPAs according to 
the present invention. 
10 ing to the present invention; 
1s . 
2o mm amplifier; and 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
With reference to FIGS. 1-5, a detailed description will 
now be provided as to the design of the solid state power 
amplifier (SSPA); the design of the SSPA package; the 
30 design of the SSPA line-up; the design of a four-way 
dividericombiner; and the design of a digital controller. 
A. SSPA Design 
With reference to FIG. 1, there is shown an SSPA accord- 
ing to the present invention which is designated by reference 
3s numeral 10. The SSPA 10 includes two different X-band 
power amplifier sections, i.e., a lumped power amplifier 12 
capable of outputting approximately 11 Watts of output 
power and a distributed power amplifier 14 having eight 
distributed amplifier chains 16a-h each capable of output- 
40 ting approximately 2.75 Watts of output power. Only one of 
these two sections 12, 14 is powered at any given time, 
depending on the antenna selected (see FIG. 5).  In addition, 
section 14 has two subsections each having four distributed 
amplifiers chains. Each subsection is capable of outputting 
4s a total of 11 Watts of output power. The purpose of the two 
subsections is to provide redundancy and enhance the over- 
all reliability. A digital controller receives beam-steering 
commands from a spacecraft main processor and provides 
the phase-shifter settings for the eight distributed power 
SO amplifier chains 16a-h. This unit also transfers telemetry 
data from the SSPA 10 to the spacecraft. A dedicated 
external power conditioning unit (PCU) supplies approxi- 
mately 42 W of secondary DC power to the SSPA 10. The 
SSPA 10 is preferably mounted inside the spacecraft where 
ss the base plate temperatures are expected to be between -30 
and +65 degrees Celsius. 
A parallel line coupler 18 divides the input signal for the 
lumped and distributed amplifier sections 12, 14. The 
lumped amplifier section 12 includes a Gallium Arsenide 
60 Monolithic Microwave Integrated Circuit (GaAs MMIC) 
amplifier 20, a 2.4-mm Heterostructure Field Effect Tran- 
sistors (HFET) driver amplifier 22 (FIG. 4), and a power 
amplifier stage 24. Four MMIC power amplifiers 26a-d, 
arranged in balanced configuration using a four-way divider1 
65 combiner 28 having a four-way divider 28a and a four-way 
combiner 28b, form the power amplifier stage 24 of the 
lumped amplifier section 12. 
2s 
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The same MMIC amplifiers and similar HFET driver for this approach to be economically attractive. Finally, 
amplifier are used in the distributed amplifier section 14. The placing the risk of screening failures at the end of the SSPA 
distributed amplifier section 14 starts with a MMIC ampli- assembly sequence is highly undesirable in a schedule- 
fier 30 followed by an eight-way divider 32. At each output critical program. 
of the divider 32 is an MMIC phase shifter 34, two MMIC s The single-chip hybrid approach consists of a single 
amplifiers 36a-b, a 1.2-mm HFET driver amplifier 38, and function hybrid circuit containing only one active device. 
a MMIC power amplifier 40. Isolators 42 are used at all This approach requires a total of 47 hybrid circuits per SSPA 
outputs of the SSPA 10 to protect the power amplifier stages 10. FIG. 2 shows a versatile, hermetic hybrid package 50 
12, 14 during testing as well as to ensure stable power according to the present invention that accommodates each 
amplifier performance. i o  of the five circuit designs and enables integration of the 
Both the lumped and the distributed amplifier sections 12, hybrid circuits into a high-density layout. The hybrid pack- 
14 are expected to exhibit greater than 28% DC to RF age 50 includes a base 52, a ring frame 54, a feed-through 
efficiency while working at the specified output power level. and RF lead 56, and feed-through and DC leads 58. The base 
To meet these requirements over the temperature range that 52 is preferably a tungsten-copper base and the ring frame 
will be encountered, the SSPA 10 employs two temperature is 54 is preferably made from kovar. The feed-through and 
compensation schemes. The first scheme adjusts the DC leads 56, 58 are preferably made from ceramic and kovar. 
supply voltage to the power amplifier stage 12 or 14 as the The preferred dimensions of the hybrid package 50 are 11.7 
temperature varies to compensate for the output power- by 14.7 mm. 
capacity change of the power device. The other scheme uses By designing a single common hermetic hybrid package, 
a temperature-compensating attenuator to provide constant 20 NRE costs for the package and associated test fixtures are 
gain. Extensive temperature testing of the lumped and minimized. Since each hybrid circuit contains very few 
distributed amplifier sections 12, 14 during the brassboard components, assembly and screening yields are high. Any 
testing phase was performed to collect data for the defects are discovered by screening after the minimum in 
temperature-compensation design. (See Section 11.) The elapsed schedule and value-added labor. Finally, the SSPA 
nominal SSPA supply voltage is selectable to provide easy zs package and single-chip hybrid circuits are generic and more 
adjustment of the SSPAoutput power within the range of 11 likely to be reused in a wide range of space applications 
to 15 W. beyond the MESSENGER program than the custom multi- 
B. Power Amplifier Packaging Design chip hybrid described previously. The single-chip hybrid is 
reliability microwave integrated circuit (MIC) and hybrid 30 As part of the tradeoff analysis between the multi-chip and 
construction techniques to optimize mass, producibility and single-chip hybrid approaches, a higher level packaging 
thermal path for the active devices. Maintaining a good concept was needed for the single-chip hybrid approach. The 
thermal path allows minimum device operating temperature, mass estimate for the preferred SSPA 10 is 850 g and the 
which enhances performance and reliability. The MMIC and dimensions of its layout are 314 by 161 mm. The mass 
HFET solid state amplifiers are preferably procured in die 3s compares favorably with the mass of existing X-band multi- 
form and installed in hybrid microcircuits. The use of die chip hybrid SSPAs, which suggests that there need not be a 
form parts, as opposed to commercially available packaged mass penalty for the single-chip hybrid approach. 
parts, allows a wider range of parts to be considered, and C. Power Amplifier Line-Up Design 
allows device selection for optimum SSPA efficiency. The SSPA design achieves high efficiency and small size 
As the packaging design was developed, careful consid- 40 without custom MMIC devices. The use of commercially 
eration was given to the manufacturing and screening available devices with established reliability allowed rapid 
aspects of the circuits within the SSPA 10. Screening of the development and verification of the hybrid circuit designs. 
circuits consists of a sequence of electrical and environmen- Available packaged devices would not simultaneously meet 
tal tests designed to eliminate devices which do not meet the efficiency and output power requirements of the SSPA 
performance requirements. The traditional approach of 4s 10. MMIC and discrete die devices provide excellent 
using packaged semiconductors places the burden and risk performance, but the packaging, fabrication, and screening 
of screening on the device supplier. The use of devices in die issues are often a deterrent to the SSPA manufacturer. These 
form requires one to consider the screening of the devices as issues are minimized by using a small number of device 
an integral part of the microwave circuit design. Two fun- types in the line-up and by re-using the devices throughout 
damentally different approaches referred to as multi-chip SO the line-up. 
and single-chip hybrids were considered in designing the The electrical design of the SSPA 10 began by selecting 
SSPA 10 according to the present invention. Descriptions of suitable devices for the output stages, then working toward 
these approaches and the associated tradeoffs follow. the inputs. FIG. 3a shows the line up of one of the eight 
The multi-chip module approach consists of one large amplifier chains 16a-h in the distributed amplifier section 
hybrid assembly, which includes the lumped and distributed ss 14. The inventive driver stage 38 is a discrete MIC amplifier 
SSPA functions. A laser-welded hermetic aluminum chassis designed using the TGF4230 1.2-mm HFET. The output 
contains chip-and-wire-based microwave circuits. This stage 40 uses the TGA9083 power amplifier MMIC. 
approach results in the highest level of integration and Device 38 and 40 are operated at +6.5 V in order to reduce 
results in the least mass and volume. In addition, the number the total DC power consumption while maintaining high 
of screened hybrids and test fixtures are minimized. 60 efficiency. Load-pull measurements were utilized when 
However, with the higher level of integration comes designing this output stage, as well as its driver. The 1.2-mm 
increased non-recurring engineering (NRE) for the hermetic driver 38 has sufficient output power capacity when driving 
package and increased touch labor learning with a more the final or output stage 40, making the amplifier 10 less 
complex hybrid. Since MESSENGER requires only two sensitive to gain variations versus temperature as well as life 
SSPAs (see FIG. 5),  the reduced screening and recurring 65 and normal device variations across the wafer lot. 
costs of this approach were outweighed by the increased The 1.2-mm HFET driver is operated at +6.5 V in order 
development costs. A larger production volume is required to maintain high efficiency at the required output power. 
The SSPA packaging design leverages proven high- the chosen approach. 
US 6,909,324 B2 
5 
Driving the 1.2-mm HFET amplifier are two cascaded 
TGA8810 MMIC amplifiers 36a, 36b. These amplifiers 36a, 
36b have 17 dB of gain and 17 dBm of output power. The 
TGP6336 MMIC 34 is a five-bit phase shifter with 9-dB 
typical insertion loss. Only the first four most-significant bits 
of the phase shifter 34 are necessary to provide less than 0.1 
dB quantization loss while steering the phased-array 
antenna. 
These phase shifters 34 require a single-ended control 
signal for each phase shift bit. This is preferred over a 
6 
After the successful tuning of the transformers and bond 
wires, other essential parts of the amplifier 38, 22 were 
incorporated into a new design iteration. These included the 
RF chokes for bias injection, blocking capacitors, and par- 
s allel line coupler 101. The coupler 101 is intended for use as 
a diagnostic aid at the SSPA assembly level. For example, to 
aid in diagnosing problems with multistage amplifiers. 
While the addition of these circuit elements de-tuned the 
amplifier slightly, the above tuning procedure was repeated 
i o  to re-align the performance of the amplifier 38, 22. 
complementary control signal interface, which would have FIG. 4 shows the hybrid layout of the 2.4-mm amplifier 
required either more control lines into the hybrid package or designated generally by reference numeral 100. The differ- 
more electronics within the package. A fixed attenuator, ences between this and the 1.2-mm amplifier are the trans- 
integrated into the phase-shifter hybrid package, helps to former dimensions and the resistor values in the bias net- 
improve the output return loss of the phase shifter. A is works. The drain bias circuit shown in FIG. 4 presents a very 
TGA8810 amplifier 30, shown in the SSPA block diagram high impedance to the amplifier circuit at the operating 8.4 
(FIG. l ) ,  is used to drive the eight-way divider 32 to form GHz frequency. A resistor-capacitor circuit to ground 
the complete distributed amplifier section 14. Expected improves the low-frequency stability. The gate-bias circuit is 
performance of the distributed amplifier subsection 14 is 11 designed to present a 60 L2 load at DC to the gate and a 
W RF power, 39.9 W DC power, and 28% efficiency. 20 slightly higher shunt resistance at 4.1 GHz to prevent 
FIG. 3b is the line-up of the lumped amplifier section 12. sub-harmonic oscillations. All RF bond wires are nominally 
Each output amplifier 26 is a TGA9083 MMIC amplifier 27 mils long. 
capable of 8 W of output power and 35% power-added E. Four-Way DivideriCombiner 
efficiency at +9 V. The initial line-up used only two of these With reference to FIG. 3b, the design of the four-way 
devices in parallel to provide greater than 10 W combined zs combineridivider circuit 28 uses branch-line hybrid couplers 
output power. However, a desire to increase the output 60 arranged asymmetrically in a two-level corporate con- 
power and decrease the channel temperatures of these figuration. The branch-line couplers 60 provide excellent 
devices led to the current four-way combined configuration. impedance match and amplitude balance with low loss in a 
These four parallel devices 26 operate from a +7-V supply. microstrip medium. The couplers 60 are preferably fabri- 
Under this operating condition, the MMIC 26 is capable of 30 cated on Rogers TMMlO material along with the other 
5 W of output power and 40% efficiency. A TGA8810 microstrip lines of the lumped amplifier section 12. The use 
MMIC amplifier 20 followed by a TGA4240 amplifier 22 of a single board for these lines eliminates the need for tight 
drive the output stage 24. Expected performance of the tolerances and alignment of separate circuit carriers to the 
lumped amplifier section 12 is 11 W total RF power, 39.9 W adjoining amplifier stages. 
DC power and 28% efficiency. 
D. HFET Amplifier Design The digital controller is comprised of three primary 
The most challenging part in the electrical design of the circuits: a 1553 remote terminal hybrid, an ACTEL field 
SSPA 10 is achieving high efficiency, power, and gain in the programmable gate array (FPGA), and an application- 
two HFET amplifier stages 38, 22. A small signal model of specific integrated circuit known as the Temperature Remote 
the HFETs 38,22 aided in the input-matching circuit design. 40 Input & Output (TRIO) chip. 
Large signal models were unavailable, and simulation of the The digital controller receives the array steering informa- 
amplifier in large signal operation was not possible. Instead, tion from the spacecraft main processor via a redundant 
input-matching and output-matching circuits were designed MIL-STD 1553 bus and provides the eight phase shifters 34 
using separate simulations. Initial circuits were assembled with a four-bit control word. The controller also utilizes this 
and tested, under large signal conditions, in a load-pull 4s bus to transfer telemetry from the SSPA 10 to the command 
3s F. Digital Controller 
system. 
The test results were used to adjust the circuit model, and 
new matching circuits were simulated. Final circuit designs 
were created that met the power, efficiency, and gain require- 
ments. This procedure was applied to both 2.4-mm and 
1.2-mm HFET amplifier designs. 
The low gate impedance of the HFET amplifiers 38, 22 
causes some difficulty in the design process. At 8.4 GHz the 
gate impedance is outside the load-pull tuner’s range. 
Designing a microstrip transformer to match the input 
impedance was challenging because of the uncertainty in the 
and data handling system. Digital telemetry is provided to 
echo back the beam steering command. Analog telemetry 
data are converted to digital using the TRIO chip. For 
subassembly testing, the phase shifters 34 can be exercised 
SO without the digital controller through a separate test con- 
nector. 
G. Messenger Telecommunication System 
FIG. 5 is a block diagram of the MESSENGER RF 
telecommunication system having two SSPAs 10 and des- 
ss ignated generally by reference numeral 500. The MESSEN- 
GER telecommunication system is designed to transmit the 
gate bond-wire inductance. 
To reduce the number of the uncertainties in the design 
process, the initial amplifier circuits were comprised of 
input-matching and output-matching transformers and bond 60 
wires of a nominal length connected to the HFETs 38, 22. 
The transistors were biased through external bias tees ini- 
tially. Coarse adjustment of the circuits consisted of iterating 
the bond wire lengths. Fine-tuning was accomplished by 
removing the metalization of the microstrip transformer with 65 
a diamond scribe and by moving the parallel gate and/or 
mission science data, receive spacecraft commands from 
Earth, and provide high-precision navigation data. As these 
are spacecraft-critical functions, the architecture for the 
telecommunication system must be redundant and immune 
from any credible single-point failure. 
Within each SSPA loa, 10b are the two functional ampli- 
fiers 12, 14, i.e., the distributed and lumped power ampli- 
fiers. Each distributed power amplifier 14 provides 2.75-W 
nominal drive level into four of the eight array antenna 
inputs. The distributed sections of SSPAs loa, 10b are 
drain bond wires closer together or farther apart. cross-strapped with the array antennas 70a, 70b to allow 
US 6,909,324 B2 
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transmission through either antenna in the event of a failure section is approximately 11 Watts and the output power of 
of either SSPA. The lumped power amplifier 12 provides an each of the plurality of amplifier lines is approximately 2.75 
11-W X-band output to fan beam antennas and low-gain Watts. 
horn antennas. The distributed power amplifier 14 provides 6. The solid state power amplifier device according to 
a graceful degradation in case of an amplifier element s claim 1, wherein the total power output of the solid state 
failure. Even if a complete array failure occurs, on-board power amplifier device is within the range of 11 to 15 Watts. 
solid-state recorders can store the science data for later 7. The solid state power amplifier device according to 
downlink with the other array. claim 2, wherein the plurality of solid state amplifiers of the 
Accordingly, the first electronically scanned phased array plurality of amplifier lines, the plurality of solid state ampli- 
for deep space telecommunication is complemented by i o  fiers of the power amplifier stage, and the at least one solid 
high-efficiency SSPAS. The highly efficient, 11 to 15-W state amplifier of the first amplifier section are procured in 
design has been developed using a modular assembly of die form and installed in hybrid microcircuits. 
hybrid microcircuits. The hybrids and the common hermetic 8. The solid state power amplifier device according to 
package are suitable for a wide range of applications. claim 2, wherein each of the plurality of solid state ampli- 
What has been described herein is merely illustrative of is fiers of the plurality of amplifier lines, each of the plurality 
the application of the principles of the present invention. of solid state amplifiers of the power amplifier stage, and 
Other arrangements and methods may be implemented by each of the at least one solid state amplifier of the first 
those skilled in the art without departing from the scope and amplifier section is packaged in a hermetic package and each 
spirit of this invention. package contains only one active device. 
What is claimed is: 9. The solid state power amplifier device according to 
1. A solid state power amplifier device comprising: claim 1, wherein each output node of the second amplifier 
node of a Phased-array antenna. 
20 
a first amplifier section having a power amplifier stage section is configured for connection to a respective input 
connected to at least one solid state amplifier for 
receiving a first input signal therefrom and for provid- 
a second amplifier section having a plurality of amplifier 
lines each having a plurality of solid state amplifiers 
and connected to a divider, wherein a signal inputted 
within the divider is divided into a plurality of signals 
and each one of the plurality of signals is fed to a 30 
respective one of the plurality of amplifier lines for 
providing output power from a respective output node 
of each of the plurality of amplifier lines, wherein the 
output power provided by each of the plurality of 
amplifier lines is less than the output power provided 35 
by the power amplifier stage; and 
a coupler for receiving an input signal and dividing the 
same into the first and second input signals, 
wherein the first amplifier section further includes an 4o 
isolator connected to the power amplifier stage and 
wherein each of the plurality of amplifier lines further 
includes an isolator connected in series to the plurality 
of solid state amplifiers. 
2. The solid state power amplifier device according to 45 
a divider for dividing the first input signal into a plurality 
of signals; 
a plurality of solid state amplifiers connected to the 
divider of the power amplifier stage for receiving a 50 
respective one of the plurality of signals outputted by 
the divider and outputting a corresponding amplified 
signal; and 
a combiner connected to each of the plurality of solid state 
amplifiers of the power amplifier stage for receiving the ss 
amplified signals and outputting a combined output 
signal. 
3. The solid state power amplifier device according to 
claim 2, wherein each of the plurality of solid state ampli- 
fiers of the power amplifier stage are Monolithic Microwave 60 
Integrated Circuit (MIMIC) amplifiers. 
4. The solid state power amplifier device according to 
claim 1, wherein the second amplifier section further 
includes a MMIC amplifier connecting the coupler to the 
5. The solid state power amplifier device according to 
claim 1, wherein the output power of the first amplifier 
ing output power via an output node; 25 
claim 1, wherein the power amplifier stage comprises: 
divider of the second amplifier section. 65 
10. A solid state power amplifier device comprising: 
a first amplifier section having a power amplifier stage 
connected to at least one solid state amplifier for 
receiving a first input signal therefrom and for provid- 
ing output power via an output node; 
a second amplifier section having a plurality of amplifier 
lines each having a plurality of solid state amplifiers 
and connected to a divider, wherein a signal inputted 
within the divider is divided into a plurality of signals 
and each one of the plurality of signals is fed to a 
respective one of the plurality of amplifier lines for 
providing output power from a respective output node 
of each of the plurality of amplifier lines, wherein the 
output power provided by each of the plurality of 
amplifier lines is less than the output power provided 
by the power amplifier stage; and 
a coupler for receiving an input signal and dividing the 
same into the first and second input signals, 
wherein the at least one solid state amplifier for receiving 
the first input signal includes a Gallium Arsenide 
Monolithic Microwave Integrated Circuit (GaAs 
MMIC) amplifier and a Heterostructure Field Effect 
Transistor (HFET) driver amplifier, wherein the GaAs 
MMIC amplifier and the HFET amplifier are connected 
in series. 
11. A solid state power amplifier device comprising: 
a first amplifier section having a power amplifier state 
connected to at least one solid state amplifier for 
receiving a first input signal therefrom and for provid- 
ing output power via an output node; 
a second amplifier section having a plurality of amplifier 
lines each having a plurality of solid state amplifiers 
and connected to a divider, wherein a signal inputted 
within the divider is divided into a plurality of signals 
and each one of the plurality of signals is fed to a 
respective one of the plurality of amplifier lines for 
providing output power from a respective output node 
of each of the plurality of amplifier lines, wherein the 
output power provided by each of the plurality of 
amplifier lines is less than the output power provided 
by the power amplifier stage; and 
a coupler for receiving an input signal and dividing the 
same into the first and second input signals, 
US 6,909,324 B2 
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wherein each of the plurality of power amplifier lines 
further includes a phase shifter for receiving a respec- 
tive signal of the plurality of signals outputted by the 
divider. 
20. A solid state power amplifier comprising: 
at least one solid state amplifier for receiving an input 
signal; and 
a power amplifier stage for receiving an output signal 
from the at least one solid state amplifier and for 
providing an amplified output signal, wherein the 
power amplifier state comprises: 
a divider for dividing the output signal into a plurality of 
signals; 
a plurality of solid state amplifiers connected to the 
divider for receiving a respective one of the plurality of 
signals outputted by the divider and outputting a cor- 
responding amplified signal; and 
a combiner connected to each of the plurality of solid state 
amplifiers for receiving the amplified signals and out- 
putting the amplified output signal, 
wherein the at least one solid state amplifier for receiving 
the input signal includes a Gallium Arsenide Mono- 
lithic Microwave Integrated Circuit (GaAs MMIC) 
amplifier and a Heterostructure Field Effect Transistor 
(HFET) driver amplifier, wherein the GaAs MMIC 
amplifier and the HFET amplifier are connected in 
series. 
12. A solid state power amplifier device comprising: 
a first amplifier section having a power amplifier stage 
connected to at least one solid state amplifier for 
receiving a first input signal therefrom and for provid- 
ing output power via an output node; 
a second amplifier section having a Plurality of amplifier IO 
lines each having a plurality of solid state amplifiers 
and connected to a divider, wherein a signal inputted 
within the divider is divided into a plurality of signals 
and each one of the plurality of signals is fed to a 
respective one of the plurality of amplifier lines for 
providing output power from a respective output node 15 
of each of the plurality of amplifier lines, wherein the 
output power provided by each of the plurality of 
amplifier lines is less than the output power provided 
by the power amplifier stage; and 
a coupler for receiving an input signal and dividing the 20 
same into the first and second input signals, 
wherein the plurality of solid state amplifiers for each of 
the plurality of amplifier lines include four solid state 
amplifiers connected in series. 
13. The solid state power amplifier device according to 25 
5 
21. A solid state power amplifier comprising: 
a solid state amplifier for receiving an input signal; 
a divider for receiving an output signal from the solid state 
amplifier and dividing the output signal into a plurality 
of signals; and 
a plurality of amplifier lines each having a plurality of 
14. A solid state power amplifier comprising: solid state amplifiers and connected to a divider, 
at least one solid state amplifier for receiving an input wherein each one of the plurality of signals is fed to a 
signal; and respective one of the plurality of amplifier lines for 
a power amplifier stage for receiving an output signal providing output power from a respective output node 
from the at least one solid state amplifier and for 35 of each of the plurality of amplifier lines, 
providing an amplified output signal, wherein the wherein each of the plurality of amplifier lines includes an 
power amplifier stage comprises: isolator connected in series to the plurality of solid state 
a divider for dividing the output signal into a plurality of amplifiers. 
signals; 22. The solid state power amplifier according to claim 21, 
a plurality of solid state amplifiers connected to the 4o wherein the plurality of solid state amplifiers for each of the 
divider for receiving a respective one of the plurality of plurality of amplifier lines include four solid state amplifiers 
signals outputted by the divider and outputting a cor- connected in series. 
responding amplified signal; 23. The solid state power amplifier according to claim 21, 
amplifiers for receiving the amplified signals and out- 45 fier lines is approximately 2.75 Watts. 
putting the amplified output signal; and 
amplified output signal. 
claim 12, wherein two of the four solid state amplifiers are 
MMIC amplifiers, one of the four solid state amplifiers is a 
HFET driver amplifier, and one of the four solid state 
amplifiers is a MMIC power amplifier. 
30 
a combiner connected to each of the plurality of solid state wherein the output Power of each of the Plurality of ampli- 
24. The solid state power amplifier according to claim 21, 
wherein the plurality of solid state amplifiers of the plurality 
of amplifier lines are procured in die form and installed in 
hybrid microcircuits. 
wherein each of the plurality of solid state amplifiers of the 
plurality of amplifier lines is packaged in a hermetic package 
an isolator connected to the combiner for receiving the 
15. The solid state power amplifier according to claim 14, 
power amplifier stage are Monolithic Microwave Integrated 
Circuit (MIMIC) amplifiers. 
wherein the output power of the solid state power amplifier 26. A 'lid state power amp1ifier comprising: 
is approximately 11 Watts. a solid state amplifier for receiving an input signal; 
17. The solid state power amplifier according to claim 14, a divider for receiving an output signal from the solid state 
wherein the plurality of solid state amplifiers and the at least amplifier and dividing the output signal into a plurality 
one solid state amplifier are procured in die form and of signals; and 
installed in hybrid microcircuits. a plurality of amplifier lines each having a plurality of 
18. The solid state power amplifier according to claim 14, 60 solid state amplifiers and connected to a divider, 
wherein each of the plurality of solid state amplifiers and wherein each one of the plurality of signals is fed to a 
each of the at least one solid state amplifier is packaged in respective one of the plurality of amplifier lines for 
a hermetic package and each package contains at least one providing output power from a respective output node 
active device. of each of the plurality of amplifier lines, 
19. The solid state power amplifier according to claim 14, 65 wherein each of the plurality of power amplifier lines 
wherein the combiner contains branch-line couplers includes a phase shifter for receiving a respective signal 
arranged asymmetrically. 
wherein each of the plurality of solid state amplifiers of the 50 25. The state power amp1ifier according to 21, 
16, The solid state power amplifier according to claim 14, and each package contains at least One active device. 
55 
of the plurality of signals. 
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27. The solid state power amplifier according to claim 26, 
wherein each output node of the solid state power amplifier 
is configured for connection to a respective input node of a 
phased-array antenna. 
respective one of the plurality of amplifier lines for 
providing output power from a respective output node 
of each of the plurality of amplifier lines, 
wherein the plurality of solid state amplifiers for each of 
the plurality of amplifier lines includc four solid state 
amplifiers connected in series, and 
wherein two of the four solid state amplifiers are MMIC 
amplifiers, one of the four solid state amplifiers is a 
HFET driver amplifier, and one of the four solid state 
amplifiers is a MMIC power amplifier. 
’ 28. A solid state power amplifier comprising: 
a solid state amplifier for receiving an input signal; 
a divider for receiving an output signal from the solid state 
amplifier and dividing the output signal into a plurality 
of signals; and 
a plurality of amplifier lines each having a plurality of 
solid state amplifiers and connected to a divider, 
1o 
wherein each one of the plurality of signals is fed to a * * * * *  
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It is certified that error appears in the above-identified patent and that said Letters Patent is 
hereby corrected as shown below: 
Column 7, 
Line 61, delete “MIMIC” and insert therefor -- MMIC --. 
Column 8, 
Line 51, delete “state” and insert therefor -- stage --. 
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Line 52, delete “MIMIC” and insert therefor -- MMIC --. 
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